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Abstract. This paper presents a 3rd order 1.5-bit Continuous-Time Fully 
Differential Ʃ∆ modulator with distributed feedback for a class D audio 
amplifier, using BJT differential pairs to implement the integrator stages. By 
relying on simple gain blocks instead of operational amplifiers to build the loop 
filter, a simpler overall circuit is obtained, where the non-ideal effects are 
embedded in the loop filter transfer function. This leads to a more difficult 
design process for the loop filter circuit, solved through the use of an 
optimization procedure based on genetic algorithms. Simulations of the 
electrical circuit show that it is capable of achieving a SNDR value of 73.4 dB 
and THD+N of about -80 dB for a signal bandwidth of 20 kHz and a sampling 
frequency of 1.28 MHz. 
Keywords: Audio, Continuous-Time Sigma-Delta (Ʃ∆), Class D Amplifier, 
Differential Pair. 
1 Introduction 
Over the years, there is a growing concern with the energy efficiency of electronic 
appliances, due to the global sustainability issue. Audio amplifiers are one example 
where the efficiency can be improved. They amplify input audio signals in order to 
drive output elements with suitable volume and power levels, with low distortion.  
Class AB audio amplifiers have a maximum theoretical efficiency of 78.5% [1]. 
Class D amplifiers, due to their output power devices operating as switches, can reach 
an efficiency of 100% in theory. Given this fact, Class D amplifiers are the best 
solution in terms of efficiency for audio power amplifiers. 
In order to generate the digital control signal for the power output devices of a 
Class D amplifier, it is necessary to convert the input analog signal into a digital 
signal. To do this, an Analog-to-Digital Converter (ADC) is employed. Sigma-Delta 
modulators (Ʃ∆Ms) poise themselves as the best option for low frequency, high-
resolution applications, given their native linearity, robust analog implementation and 
reduced anti-aliasing filtering requirements [2], [3]. 
Ʃ∆Ms work by using negative feedback to reduce the quantization error, where a 
filter circuit is placed before the quantizer in order to define the frequency band where 
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the quantization error is attenuated. This filter is traditionally built using ideal 
integrator stages, which are implemented with operational amplifiers (Op-Amps) in 
an integrator configuration [4]-[6]. These Op-Amps require a large DC gain and 
bandwidth in order for the behavior of the integrator circuits to be close to the ideal 
integrator behavior. This can result in a complex Op-Amp circuit that is difficult to 
design and can dissipate a lot of power. If the Ʃ∆M is built using discrete components, 
it is also difficult to find fully differential Op-Amps as discrete components, resulting 
in a circuit that uses a single ended topology with all the disadvantages associated. By 
replacing the Op-Amps with differential pairs, it is possible to build an equivalent 
filter circuit for the Ʃ∆M using lossy integrators. The finite gain and bandwidth of the 
differential pairs can be accommodated during the filter design process. 
This paper presents a 3rd order 1.5-bit fully differential continuous-time (CT) Ʃ∆M 
with distributed feedback for use in a Class D full-bridge audio power amplifier, 
where the CT integrators are based on bipolar-junction-transistor (BJT) differential 
pairs. Since this is a CT-Ʃ∆M, discrete components are used, favoring the use of BJTs 
over CMOS technology. 
2 Relationship to Internet of Things 
The work presented in this paper can contribute to the future development of the 
Internet of Things, since it can provide energy efficient communication, through the 
reliable transmission of information, when this information is an audio signal. 
As stated in chapter I, Class D amplifiers that use Ʃ∆Ms to transform the analog 
input signal into a digital signal, tend to achieve nearly 100% efficiency, while 
preserving linearity and providing a robust analog implementation. 
A high performance can be attained through the use of Ʃ∆Ms, since they trade 
speed for accuracy. This high performance is achieved with low sensitivity to analog 
component imperfections and without requiring component trimming [6]. 
3 Class D Amplifiers using Sigma-Delta Modulation 
The basic block diagram of a Class D amplifier is shown in Fig. 1. The input audio 
signal is modulated into a digital control signal which drives the power devices in the 
output stage. This signal can be modulated, normally, using pulse-width modulation 
(PWM) or pulse-density modulation (PDM). The output stage can be implemented 
using a half-bridge or a full-bridge topology. 
 
Fig. 1. Class D open-loop amplifier block diagram. 
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When using a Ʃ∆M, the digital control signal is modulated using a PDM signal. 
The number of pulses in a given time window is proportional to the average value of 
the input audio signal during that time interval. The quantization error generated in 
this process is averaged out, since it is fed back negatively in the Ʃ∆ process loop. 
Class D amplifiers dissipate less power than traditional Class A/B/AB amplifiers, 
since the output stage devices operate as switches that alternate between the positive 
and negative power supplies (thus generating a train of voltage pulses). Therefore, 
they have zero current when in the “off” state and low voltage when conducting. 
The output lowpass filter is used to remove high frequency components (that 
would increase the electromagnetic energy radiated by the amplifier) of the output 
signal, that occur due to the binary switching of the output devices. 
Ʃ∆Ms are A/D and D/A converters that operate with sampling frequencies much 
larger than the Nyquist frequency, trading conversion time for resolution. They are 
capable of increasing the signal-to-noise ratio (SNR) by filtering out quantization 
noise outside of the signal bandwidth. Ʃ∆Ms are a feedback-type system, and as such, 
could become unstable. Ʃ∆Ms with a maximum order of 2 are inherently stable. The 
stability of higher-order 1-bit modulators is of critical concern, since they include a 1-
bit quantizer which only has 2 feedback levels. 
4 3rd Order Continuous-Time Ʃ∆ Modulator based on Differential 
Pairs 
When designing a Ʃ∆M, choosing the order and the sampling frequency are the first 
steps. As stated in section 3, Ʃ∆Ms with orders higher than 2, if not designed 
properly, could result in an unstable system. In [8], a design procedure is presented 
that determines the optimal coefficients for a stable high-order Ʃ∆M built using ideal 
integrator blocks. 
The goal of this paper is to design a Ʃ∆M optimized for an audio amplifier. A 
signal bandwidth of 20 kHz is chosen, since this is a standard value used for audio 
signals. To reduce the influence of the non-ideal effects in the output devices during 
the switching, a low sampling frequency must be used.  
An ideal 3rd order Σ∆M (assuming that will be stable) with an oversampling ratio 
(OSR) value of 32 could theoretically produce a signal-to-noise-plus-distortion ratio 
(SNDR) value of around 95 dB. For the considered signal bandwidth, this results in a 
sampling frequency f of 1.28 MHz. However, due to the inherent instability of the 
modulator, the SNDR value could drop to 64 dB [8]. 
4.1   1.5-bit  Ʃ∆ Modulator with Distributed Feedback and Ideal Integrators 
The block diagram of a 3rd order 1.5-bit Ʃ∆M with distributed feedback is shown in 
Fig. 2. The signal transfer function (STF) and the noise transfer function (NTF) of this 
modulator are given by (1). As expected they are a 3rd order transfer function. 
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Fig. 2. Block diagram of a 3rd order 1.5-bit Ʃ∆M with distributed feedback. 
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The values of the coefficients 	,  and  are determined, through numeric 
computing software (e. g. MATLAB®), in order to implement the desired filtering 
function e. g. a Butterworth filter. The cut-off frequency of the filter is selected as a 
trade-off between stability of the modulator (lower cut-off frequency value) and 
increased SNDR value of the modulator (larger cut-off frequency value) [8]. 
By using a 1.5-bit quantizer (3 levels) instead of a 1-bit quantizer (2 levels), the 
linearity of the feedback path in the modulator is improved. This results in a more 
stable loop and in a decrease of unnecessary switching of the output stage. This will 
lead to a higher SNDR value than what would be obtained if a 3rd order 1-bit Ʃ∆M 
was used. 
4.2   Integrating Differential Pairs 
An inherent advantage of differential pairs is that they are a fully-differential circuit. 
Due to its symmetry, the differential output voltage of this circuit does not depend on 
the input common-mode voltage, leading to a high common-mode rejection ratio 
(CMRR). However, although the output is independent from the input common-mode 
voltage, the differential pair transistors must be biased to operate in the active region. 
This imposes limits to the input common-mode range [9]. If exceeded, the circuit will 
present nonlinearities, leading to distortion. 
Differential pairs have an advantage that results from their symmetry: even order 
harmonics tend to be cancelled, since even order terms are canceled. Thus, the quality 
of the circuit will be determined by the third order harmonic (and subsequent odd 
harmonics). The basic building block for the Σ∆M will be the integrating differential 
pair circuit presented in Fig. 3. The supply voltages used were of ± 5V. 
Both capacitors C	, perform the integration operation, while resistors R	, define 
both the gain and the output common mode DC voltage, set in this circuit to 2.5 V 
(half of the positive supply voltage), to ensure that following integrator stages and 
their BJT are properly biased. Feedback resistors R	, add the output signal to the 
input signal (). Both input resistors (R	,) limit the voltage applied to the base of 
the BJT, ensuring that it is low enough to prevent saturation. The biasing current 
source,  , is implemented by a basic current mirror. 
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(a) (b) 
Fig. 3. Schematic of the integrator Differential Pair (NPN) (a) and Symbolic View (b). 
Using the Kirchhoff’s current law (KCL) applied to the small signal model; it is 
possible to obtain the output differential voltage equation of this circuit (2). 
 !" =
#$%&'(#()&*+#'(,-
.*+/01)23
#'(01-	
.*+/#$3#(401
.*+/#$01#'(%	
.*+/-2#5#$013,6
 (2) 
Capacitors C	 and C behave like Miller capacitors, introducing an additional zero 
to the circuit. Since the sampling frequency value is low, this zero does not cause a 
problem because its value is much larger than	f. 
The common-mode output voltage of the circuit is larger (2.5 V) than the common 
mode input voltage (0 V). Therefore, it is necessary to use a complementary version 
of the circuit in Fig. 3 based on PNP transistors. This complementary circuit has a 
common mode input voltage of 2.5 V and a common mode output voltage of 0 V. 
Thus, a PNP integrator stage should be preceded by a NPN integrator stage and 
followed by another NPN integrator stage and so forth. 
In order to reduce distortion in the circuit, the signal amplitude at the base of each 
BJT should be small (below 50 mV [9]) to ensure that no transistor saturates (thus 
reducing distortion). This condition must be met during the filter design process, 
using available degrees of freedom from the design variables. 
4.3   1.5-bit ADC 
To achieve 1.5-bit quantization (three levels), the integrator output voltages must be 
compared with a certain threshold voltage (∆V9 − V; > 0). Since the design in 
question is fully-differential, the circuit in Fig. 4 was used in order to avoid using 
many comparators. The threshold voltage is generated through a voltage divider 
between the V9 voltages and two reference voltages (here denoted as V>,)). The logic 
codification of the 1.5-bit quantizer is shown next to the 1.5-bit ADC (Fig. 4). The 
equation that represents this ADC is given by (3). 
∆" = ∆ ### − ∆#
#
##
 (3) 
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Rearranging the right side of (3), it follows that, 
#
##
4∆ − ∆# ##6 (4) 
which is similar to ∆V9 − V;. Thus, 
∆# ## = " (5) 
From (5), it is possible to obtain the relation between R	 and R, for a given V;, 
V> and V>). This V; voltage is determined through simulations of the proposed 
architecture in order to obtain the optimum SNDR value. 
 
Fig. 4. Fully Differential 1.5 bit ADC. 
4.4   Filter Design 
For a 3rd order Ʃ∆M, three integrator stages are used, resulting in the circuit of Fig. 5. 
The denominator of the transfer function of this architecture will be similar to the one 
in Eq. (1). The transfer function of the circuit is very complex and impossible to be 
fully presented in this paper. By equating this denominator to the coefficients 
obtained when designing the 3rd order Butterworth filter with a certain cut-off 
frequency, it is possible to obtain the optimal values for the feedback resistors 
(R	,). In order to do so, some component values have to be assumed, like the 
capacitors and the R resistors. 
 
Fig. 5. 3rd Order 1.5-bit CT Fully Differential Ʃ∆M implementation. 
.	 . State ?@ −?@ 
0 0 x 0 0 
0 1 +1 0 1 
1 0 -1 1 0 
1 1 0 0 0 
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Although fairly accurate, this is a long and time-consuming method. So, the sizing 
of the 3rd order Ʃ∆M was performed through the use of a genetic algorithm, proposed 
in [10], where quantization noise, voltage swing variations and stability of the 
modulator are taken into account. This sizing also considers sensitivity to component 
variations. The values for the components of the circuit obtained after the sizing 
process are shown next in Table I, the biasing current is 5 mA. The reference voltages 
of the 1.5-bit ADC (V> and V>)) are +5 V and -5 V respectively. 
TABLE I.  COMPONENT VALUES 
Component Value Units 
A	, = A,B = AC,D 0.47 nF 
R	, 42.136 kΩ 
R,B 1.227 kΩ 
RC,D 3.741 kΩ 
R	, 67.634 kΩ 
R,B 24.673 kΩ 
RC,D 27.694 kΩ 
RE	, = REC,D 1 kΩ 
RE,B 3 kΩ 
R	 54 Ω 
R 5 kΩ 
5 Simulations & Results 
Fig. 5 shows the circuit implementation of the proposed architecture and its sizing is 
shown in Table I. Electrical simulations of the complete circuit were performed for 
different input amplitudes. The resulting output spectrum for an input signal of 1 V 
(0.707 Vrms) is shown in Fig. 6 (a) and the SNDR as a function of the input voltage is 
plotted in Fig. 6 (b). 
  
(a) (b) 
Fig. 6. Output spectrum of the architecture (Blackman-Harris window with 216 points) (a) 
and obtained SNDR as a function of the input voltage (dBV) (b). 
102 103 104 105
-140
-120
-100
-80
-60
-40
-20
0
Frequency [Hz]
M
a
gn
itu
de
 
[dB
]
 
 
SNDR (dB10) = 73.3684
-45 -40 -35 -30 -25 -20 -15 -10 -5 0
30
35
40
45
50
55
60
65
70
75
Input Voltage [dBV]
M
a
gn
itu
de
 
[dB
]
 
 
SNDR (Vin)
640 N. Pereira et al. 
The electrical simulation results show that for a signal bandwidth of 20 kHz and a 
sampling frequency of 1.28 MHz, a maximum SNDR value of 73.4 dB was obtained. 
The Total Harmonic Distortion plus noise (THD+N) obtained is about -80 dB. 
6 Conclusions  
This paper presented a 3rd order 1.5-bit CT Fully Differential Ʃ∆M, where the 
integrators that compose the circuit were realized through basic BJT differential pairs, 
against traditional Op-Amp methodology that is more costly. 
When compared to Ʃ∆Ms implemented with Op-Amps, this architecture can reach 
a similar performance and this poses as an improvement, since cheaper circuits can be 
used while designing a more efficient circuit. 
Simulation results of the electrical circuit show that a SNDR of 73.4 dB is 
obtained, for a signal bandwidth of 20 kHz and a sampling frequency of 1.28 MHz. 
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